A fully-static flip-flop structure is proposed and compared to both the conventional CMOS flip-flop and the Cascode Voltage Switch Logic (CVSL) static flip-flop proposed by Yuan and Svensson [I], in terms of speed, power consumption and silicon area. Then an add-and-delay circuit is implemented using all three flip-flop structures to demonstrate the performance of the proposed flip-flop. The add-anddelay structure is chosen since it is a widely used block in digital signal processing. The proposed structure showed to be consuming less power and occupying smaller silicon area. It has the additional advantage of being easier to merge with passtransistor logic structures.
INTRODUCTION
Delay elements are basic building blocks for CMOS digital chips [2] . For digital implementation, foundries and/or design houses prepare standard cell libraries for each technology they develop. These libraries employ the very well known CMOS-switch 4 B A N5 N6 and inverter based flip-flops [ 3 ] , as the delay elements. The conventional switch and inverter based flip-flops, while providing a very stable and easy-to-implement structure, suffer form the lack of flexibility. Extra logic and functionality can not be easily embedded into such structures. They also consume relatively high power compared to other cells in the library and have several clocked transistors, therefore always making clockdistribution a hard-to-solve problem.
In this study, a new fully-static flip-flop structure is proposed, and compared to the conventional static CMOS flip-flop and the fully-static CVSL flip-flop proposed by Yuan and Svensson in (Figure 1 ). An add-and-delay circuit, which is a basic building block for most digital signal processing applications, is built using 
NEW STATIC CVSL FLIP-FLOP
The circuit schematic of the proposed static CVSL flip-flop is given in Figure 2 . Yuan and Svensson's flip-flop and the new CVSL flip-flop are simulated for different load and operating conditions using the Spice parameters of a 0.7 pm digital CMOS technology. Simulation results for both flip-flops are given in Table 1 . As seen in the table, the delay characteristics for both flip-flops are comparable, while the new CVSL flip-flop shows a uniform and lower power consumption characteristics with respect to load and frequency.
The proposed CVSL flip-flop is advantageous also in terms of silicon area and number of transistors used, since it uses only 11 transistors, whereas the number of transistors in Yuan's flip-flop is 14 and that of a conventional structure is 18.
ADD-AND-DELAY CIRCUITS
Since add-and-delay blocks are extensively used in digital signal processing applications, efficient implementation of such blocks is a major application The two add-and-delay circuits are simulated for different load and operating conditions using the Spice parameters of a 0.7 pm digital CMOS technology. Simulation results for both circuits are given in Table 2 . As seen in the table, the power consumption for both circuits are comparable while the circuit implemented using the new CVLS flipflop is faster and occupies smaller area using less number of transistors. 
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